Phase Detector



CD-552R3 CD-552R4

CD-552R series detectors are an on-board phase detectors possessing frequencies falling within the range of 1kHz to 200kHz for CD-552R3 and frequencies falling within the range of 10kHz to 2MHz for CD-552R4.

The signal system is composed of the phase sensitive detector (PSD), low-pass filter (LPF), and output amplifier. A low-pass expansion of output low-pass filter cut-off frequency is available with the addition of one external resistor, and the gain setting (×1 to ×10) is also enabled. The reference signal system consists of a 0°-90° phase shifter (PAT.P) and 50%-duty circuit (PAT.P), which enables the detection of A sin ϕ or A cos ϕ phase. The phase detection with double frequency is permitted if 2f mode is placed through the connection with the specified pin.

CD-552R series detectors are in a static-shielded 20-pin single inline package.

▼Absolute maximum ratings

	5
Supply voltage (±Vs)	±18V
Signal input voltage	±Vs
Reference signal input voltage	+5.5V, –0.5V
Logic control voltage	+5.5V, -0.5V
	·

▼Signal system

Signal input		
Model	CD-552R3	CD-552R4
Input impedance	Max. 10kΩ ±5% at 1kHz	Max. 2.5kΩ ±5% at 10kHz
Linear maximum input voltage	Min. ±10V	
Allowable slew rate	Max. 5V/µs	Max. 130V/µs
▽Phase detector		
Detection method	Synchronous rectifying type by square-wave multiplication	
Detection characteristics	Vout=Vin • A • cos ϕ Vout: Detection DC output Vin: Input signal (synchronization) A: Gain ϕ : Phase difference between the signal system and reference signal system	
Operating frequency range	1kHz to 200kHz 10kHz to 2MHz	
Gain (¢=0)	1Vdc/Vop(sine-wave): Pins ⁽¹⁾ / ₂ and ⁽¹⁾ / ₃ open 10Vdc/Vop(sine-wave): Short in Pins ⁽¹⁾ / ₂ and ⁽¹⁾ / ₃ Selectable in the 1 to 10-Vdc/Vo-p with the external resistor (Pins ⁽¹⁾ / ₂ and ⁽¹⁾ / ₃)	
Gain accuracy	±3%	
Phase difference (signal system and reference signal system)	–0.05° (typ) at 1kHz, –8° (typ) at 200kHz	–0.5° (typ) at 10kHz, +13° (typ) at 2MHz
▽Low-pass filter		
Order	1-pole (6dB/oct)	
Cut-off frequency	Pins (9)-(10) shorted, Low-pass expansion is enabled with an external resistor or capacitor.	Pins (9)-(10) shorted, Low-pass expansion is enabled with an external resistor or capacitor.

Output impedance	Max. 50 $\Omega \pm 10\%$ at 1kHz	Max. 50Ω ±10% at 10kHz
Linear maximum input voltage	±10V (DC, Load resistance \ge 2k Ω)	
Linear maximum input current	±5mA (DC)	
Offset voltage	±15mV, ±5mV (typ) Short in input, Gain: 1Vdc/Vo-p	
Offset voltage adjustment	Zero adjustment available with external pre-set resistors. (Pin (4))	

▼Reference signal system

¬ Reference	signal	input
-------------	--------	-------

Model		CD-552R3 CD-552R4		
Input circuit		CMOS Schmitt trigger, pulled up at 100 k Ω Trip point: +3.5V/+1.5V (typ)		
Input voltage)	CMOS (0/+5V) level		
Unipolar (1f)	mode	A rising or falling edge is r	regarded as a reference.	
Polarity swite	ch	Pin ⑦ open or +5V: Rising e 0V: Falling e	dge regarded as a reference dge regarded as a reference	
Pulse duration	on	Min. 50ns		
Bipolar (2f) n	node	Both rising and falling edge a	are regarded as a reference.	
Mode setting	l	Connected with the refere and polarity switch input (nce signal input (Pin 🔞) Pin ⑰).	
Input wavefo	rm	Duty: 50%		
Input frequer range	тсу	1kHz to 100kHz	10kHz to 1MHz	
\bigtriangledown 0°-90° phas	e shifter			
Function		This enables the detection of COS or SIN through a 0°-90° phase shift of reference signal input (Pin		
0° -90° phase d	lifference	-90±0.5°, -90±0.1° (typ)		
Control		Pin 16 open or +5V : 0° (COS) 0V : -90° (SIN)		
Control input	t circuit	CMOS Schmitt trigger, pulled up at 100 k Ω		
▼Others				
Recommend supply voltage	ed je	±15V±1V		
Quiescent current		±25mA, ±20mA (typ)	±35mA, ±26mA (typ)	
Temperature/	Operation	-20°C to 70°C, 10 to 90%RH		
humidity range	Storage	-30°C to 80°C, 10 to 80%	RH	
Dimensions		67×10.5×20mm (protrusion not included) Type SS20 (20-pin shielded SIP)		
Weight (NET)		Approx. 20g		

Note: The following specifications are applied unless otherwise specified: 23±5°C, Supply voltage: ±15V



OFFSET This is used to adjust output DC offset. ±15V is available for input, which allows both terminals of the pre-set resistor to be connected with ±15V input. The sliding terminal is connected to the OFFSET terminal. The signal is transmitted to the REF IN terminal with the SIG IN terminal connected to the ground, which brings the pre-set resistor into action to make offset adjustment.

■LPF setting

CD-552R3/4 detectors are outfitted with the primary LPF that is capable of setting frequencies of 1kHz (10kHz) or less with the use of the external CR. Proper frequency is to be allocated, allowing for the bandwidth, responsibility, and fluctuation for output signals.

CD-552R3

D	1 15 0 103 [0]
Ki=	$2\pi \cdot (1 \times 10^{-8} + C_{\rm f} [{\rm F}]) \cdot fc [{\rm Hz}]$
	fc: Cut-off frequency
	Cf: External capacitor

Example: Set points

Cut-off frequency	1Hz	10Hz	100Hz	1kHz
(Equivalent noise bandwidth)	(1.57Hz)	(15.7Hz)	(157Hz)	(1.57kHz)
Resistance	1.43MΩ	1.58MΩ	143kΩ	0
Capacitance	0.1µF	-	_	-

R should remain at $2M\Omega$ or less with the use of the eternal capacitor (Cf). Theory holds that a larger value can be assigned, but potential deterioration in offset, DC drift and noise may be concerned if assigned.

CD-552R4

D.	1 15 0 103 [O]
Ki=	$2\pi \cdot (1 \times 10^{-9} + C_{\rm f} [{\rm F}]) \cdot fc [{\rm Hz}]^{-15.9 \times 10^{9} [\Omega]}$
	fc : Cut-off frequency

Cf: External capacitor

Example: Set points

Cut-off frequency	10Hz	100Hz	1kHz	10kHz
(Equivalent noise bandwidth)	(15.7Hz)	(157Hz)	(1.57Hz)	(15.7kHz)
Resistance	140kΩ	1.58MΩ	143kΩ	0
Capacitance	0.1µF	-	-	—

Basic connection diagram



■Gain setting

CD-552R3/4 detectors are outfitted with the variable-gain output amplifiers (\times 1 to \times 10). The maximum output voltage is set at 10Vo-p that should not be surpassed when setting proper gain for post processor.

$$Rg = \frac{2.9873 \times 10^{4}}{A-1} - 3.3 \times 10^{3} [\Omega]$$

A: Gain [times (×)]

Example: Set points

Gain	×1	×2	×5	×10
Resistance	∞	26.7kΩ	4.12kΩ	0



CD-552R3/CD-552R4



Pattern design

Proper connection between the case ground and the GND potential should always be assured. No sufficient shielding effect is produced if disregarded.

No signal traces should be assigned on the maximum visible outline of the component mounting surface. Possible contact between the metal case and the board is observed around the maximum visible outline, which triggers the establishment of a short circuit between the signal and case. A ground plane pattern is recommended to incorporate into the maximum visible outline and the inside of the case to enhance shielding effect.



To assure dynamic range and stability

Signal pre-processing

If a sufficient S/N ratio fails to be obtained by the optimization of detector input level or setting of the output amplifier, a filter needs to be inserted in front of the detector to enhance the S/N ratio of input signal.

The filter falls into the four types (low-pass, high-pass, band pass, and band elimination) and becomes a determinant of the following items: asynchronous signal frequency component, amplitude characteristics, filter characteristics, and cut-off frequency.

The band pass filter attenuates all signals other than synchronization signal, which maximizes the improvement of the S/N ratio. Relatively large variations in phase around the center frequency, which may lead to detection accuracy if a phase change is made in response to temperature drift. Phase drift is minimized if low-order (1-pole if possible) Q is assigned.

The low-/high-pass filters attenuate low-/high-pass signals, and offer the smaller improvement of the S/N ratio as compared with the band pass filter. A phase change at a pass band is curbed, which contributes to a smaller detection accuracy attributed to fluctuations in cut-off frequency.

The band elimination provides large attenuation to signals of specified frequencies. An efficient improvement of the S/N ratio is obtained if specified frequency is assigned to the asynchronous signal. The least phase change at a pass band is assured, which minimizes a detection accuracy attributed to fluctuations in cut-off frequency.

■Input signal level

CD-552R3/4 detectors features 10Vo-p of the maximum input level. A dynamic range can be assured if a large level of synchronization signal is input by maintaining within 10Vo-p. The actual input signal contains both asynchronous and synchronization signals, which requires a decrease in the amplitude of 10Vo-p or less.

E.g.: 0.1Vo-p synchronization signal is present in 1Vo-p signal that is a total of asynchronous and synchronization signals. CD-552R3/4 detectors performs the detection of the signals at 1Vdc of output despite the ×10-post-stage DC amplifier being designated. The allowable input level enables a ×10-amplifier to be inserted in front of the CD-552R3/4 detectors to input the maximum input voltage of 10Vo-p. The detection output obtains 10Vdc when the ×10-post-stage DC amplifier is designated, which allows the obtainment of the maximum output signal.

■Output amplifier

The output amplifier is capitalized on to obtain a proper output level if a small detection output remains despite the optimization of input signals. CD-552R3/4 detectors are outfitted with the variable-gain output amplifiers (×1 to ×10). The maximum output voltage is set at 10Vo-p that should not be surpassed when setting gain to assure proper voltage for post processor.

Note that an increase in DC drift, offset voltage and output noise is considered with an increase in gain.

Phase adjustment

Phase detection with the use of the CD-552R3/4 detectors may require phase adjustment for the optimization of detection sensibility and cancellation of processing phase.

Phase adjustment is conducted in combination with the voltage controlled phase detector CD-951V4. Continuous change in phase shift of the reference signal is enabled through DC voltage.



Evaluation board

A module-mounted evaluation board is available for easy evaluation of this module. Contact us for further information.



Phase Shifter



CD-951V4

CD-951V4 is a 360°-voltage controlled phase shifter in the frequency range of 1kHz to 2MHz, and adopts CMOS-level (0/+5V) square wave for input and output. This is composed of the $\pm 100^{\circ}$ -variable voltage controlled phase circuit and 50%-duty circuit (PAT.P) with 0/180° switch. The combination use of the $\pm 100^{\circ}$ -phase shifter and 0/180°-selector enables the output of 50%-duty square wave that phase is shifted in the 360° range to the phase shifter input signal.

Double frequency is produced by the 50%-duty input signal if 2f mode is placed through the connection with the specified pin.

CD-951V4 is in a static-shielded 20-pin single-inline package, which is a great contributor to the implementation of high precision signal processing and high density mounting.

▼Absolute maximum ratings

Supply voltage (±Vs)	±18V
Phase control	±Vs
DC input voltage	
Phase shifter	+5.5V, –0.5V
input voltage	
Logic control voltage	+5.5V, -0.5V

▼50%-duty output/voltage control phase shifter

Setting	
Setting	Pins 15-16 shorted, Pin 17 open
I/O characteristics	50%-duty square wave, which a phase is shifted by
	voltage control, is output with reference to the edge
	specified at polarity switch of phase shifter input
	signal waveform.

▼Frequency range

Frequency range	1kHz to 2MHz		
	(2 ranges available: 1kHz to 200kHz, 10kHz to 2MHz)		
Range switch	Pin 12 open or +5V: 1kHz to 200kHz		
	0V: 10kHz to 2MHz		

▼Phase shifter input characteristics

CMOS Schmitt trigger, pulled up at 100 k Ω		
+3.5V/+1.5V (typ)		
CMOS (0/+5V) level		
A rising or falling edge is regarded as a reference.		
Pin 13 open or +5V: Rising edge regarded as a reference		
0V: Falling edge regarded as a reference		
Min. 50ns		
Both rising and falling edge are regarded		
as a reference.		
Connected with the phase shifter input (Pin (4))		
and polarity switch input (Pin 🕄).		
Duty : 50%		
1kHz to 1MHz		

▼Voltage control characteristics

Phase shift is specified in the proportion to		
phase control DC input voltage.		
100kΩ ±3% (DC)		
±5V (≤1MHz)		
		±90°
-20°/V (-100°/+5V, 100°/-5V)		
±1°/V		

Output circuit		HCMOS output, series resistor at 100Ω
Output voltage		CMOS (0/+5V) level
Duty		50%±0.03% (typ) (at 200kHz) 50%±0.3% (typ) (at 2MHz)
0/180° switch		Pin 20 open or +5V : -180°, 0V : 0°
–180° accuracy		-180°±0.02° (typ) (at 200kHz)
		-180°±0.2° (typ) (at 2MHz)
Phase offset		(1kHz to 200kHz) -0.6° (typ) (at 1kHz)
		–4.5° (typ) (at 200kHz)
		(10kHz to 2MHz) -0.9° (typ) (at 10kHz)
		-42.0° (typ) (at 2MHz)
Phase offset adjustment		Adjustment available with a 20k Ω -external potentiometer. (Pin (2))
Adjustment rar	nge	±5° (typ)
▼Reference v	voltage	
Output voltage	accuracy/	Max. ±5V±2%
Temperature st	tability	50ppm/°C (typ)
Maximum output current		±1mA
▼Others		
Recommended supply voltage		±15V±1V
Quiescent current		+25mA (max), +18mA (typ) -20mA (max), -12mA (typ)
Temperature/	Operation	–20°C to 70°C, 10 to 90%RH
humidity range	Storage	–30°C to 80°C, 10 to 80%RH
Dimensions		67×10.5×20mm (protrusion not included) Type SS20 (20-pin shielded SIP)
Weight (NET)		Approx. 20g
Note: The followin	ng specificat	tions are applied unless otherwise specified:







This timing chart presents the operation of the voltage controlled phase shifter CD-951V4.

E.g.: The CD-951V4 phase shifter is set to regard a rising edge of the input signal as a phase reference. This detector produces the signal "LO" (Pin (5)) for the time proportionate to the control voltage (td) if a rise is observed in the input signal (Pin (4)).

Waveform shaping (Pin (B)) is performed to assure 50% in duty (t1 = t2) with reference the rising edge in the obtained signal.

td adjustment allows continuous change in input/output rise time (tsft), which denotes phase change.

The same operating principles* are applied to the phase detector CD-552R3 that has realized 90°-phase shift with high accuracy.

* Patent pending

Usage example 2-phase detector



This example indicates the adoption of this detector to the 2-phase detector. The cos and sin detection outputs are obtained, which allows amplitude and phase of the synchronization signals to be derived from the relevant vector operation.

The settings of GAIN (×1 to ×10) and LPFfc (max. 1kHz) are available in this detector. Offset adjustment is required as necessary. Phase adjustment is available by 90°-continuous phase shift (CD-951V4 R1) or 0/180°-switch (S33), which enables 360°-phase change in total.

GAIN setting: Short: ×10 Open: ×1 LPFfc setting (same as R21): Short: 1kHz

Note: See the CD-552R3/R4 in Page 72 for details in the GAIN setting and LPF setting.



20 40 Temperature [°C]

60

80

-20.2

-20.4

-20

0



180° phase error - Temperature



Duty error - Temperature

